Documentation

Init.Data.SInt.Bitwise

Equations
  • One or more equations did not get rendered due to their size.
Instances For
    @[simp]
    @[simp]
    @[simp]
    theorem Int8.toBitVec_sub {a b : Int8} :
    @[simp]
    theorem Int8.toBitVec_div {a b : Int8} :
    @[simp]
    theorem Int8.toBitVec_mod {a b : Int8} :
    @[simp]
    theorem Int8.toBitVec_mul {a b : Int8} :
    @[simp]
    theorem Int8.toBitVec_or (a b : Int8) :
    @[simp]
    theorem Int8.toBitVec_add {a b : Int8} :
    @[simp]
    @[simp]
    @[simp]
    @[simp]
    @[simp]
    theorem Int16.toBitVec_add {a b : Int16} :
    @[simp]
    @[simp]
    theorem Int16.toBitVec_sub {a b : Int16} :
    @[simp]
    theorem Int16.toBitVec_mul {a b : Int16} :
    @[simp]
    @[simp]
    @[simp]
    @[simp]
    @[simp]
    theorem Int32.toBitVec_add {a b : Int32} :
    @[simp]
    theorem Int32.toBitVec_mul {a b : Int32} :
    @[simp]
    @[simp]
    theorem Int32.toBitVec_sub {a b : Int32} :
    @[simp]
    @[simp]
    theorem Int64.toBitVec_add {a b : Int64} :
    @[simp]
    theorem Int64.toBitVec_sub {a b : Int64} :
    @[simp]
    @[simp]
    @[simp]
    @[simp]
    theorem Int64.toBitVec_mul {a b : Int64} :
    @[simp]
    @[simp]
    @[simp]
    @[simp]
    theorem ISize.toBitVec_mul {a b : ISize} :
    @[simp]
    theorem ISize.toBitVec_add {a b : ISize} :
    @[simp]
    @[simp]
    @[simp]
    theorem ISize.toBitVec_sub {a b : ISize} :
    @[simp]